









UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/016,772	12/10/2001	Robert Thomas Bailis	RPS920010126US1	3353
25299	7590 07/22/2003		•	
IBM CORPORATION PO BOX 12195 DEPT 9CCA, BLDG 002			EXAMINER	
			CHANG, DANIEL D	
	TRIANGLE PARK, NC	27709	ART UNIT	PAPER NUMBER
			2819	
			DATE MAILED: 07/22/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

• • • • • • • • • • • • • • • • • • •	. (1)			em
<u> </u>		Application No.	Applicant(s)	**
		10/016,772	BAILIS ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Daniel D. Chang	2819	
Period fo	The MAILING DATE of this commun or Reply	nication appears on the cover	sheet with the correspondence a	ddress
THE - Exte after - If the - If NC - Failu - Any	ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN nsions of time may be available under the provision SIX (6) MONTHS from the mailing date of this com period for reply specified above is less than thirty (period for reply is specified above, the maximum s re to reply within the set or extended period for repl reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	IICATION. s of 37 CFR 1.136(a). In no event, howe munication. 30) days, a reply within the statutory min tatutory period will apply and will expire y will, by statute, cause the application to	ever, may a reply be timely filed imum of thirty (30) days will be considered time SIX (6) MONTHS from the mailing date of this b become ABANDONED (35 U.S.C. § 133).	
1)⊠	Responsive to communication(s) f	iled on <u>27 <i>May</i> 2003</u> .		•
2a) <u></u> ☐	This action is FINAL.	2b)⊠ This action is non-fi	nal.	
3)□ Disposit	Since this application is in condition closed in accordance with the praction of Claims			he merits is
4)⊠	Claim(s) 1-11 is/are pending in the	application.		
	4a) Of the above claim(s) is/a	are withdrawn from consider	ation.	
5)[Claim(s) is/are allowed.			
6)⊠	Claim(s) 1-11 is/are rejected.			
7)	Claim(s) is/are objected to.		•	
8)□	Claim(s) are subject to restri	ction and/or election require	ment.	
Applicat	ion Papers	•		
•	The specification is objected to by the			
10)	The drawing(s) filed on is/are	: a) ☐ accepted or b) ☐ object	ed to by the Examiner.	
	Applicant may not request that any ob			
11)[The proposed drawing correction file			ner.
40)	If approved, corrected drawings are re	• •	tion.	*
•	The oath or declaration is objected to	o by the Examiner.		
-	ınder 35 U.S.C. §§ 119 and 120			
•—	Acknowledgment is made of a claim	n for foreign priority under 35	5 U.S.C. § 119(a)-(d) or (f).	
a)	☐ All b)☐ Some * c)☐ None of:			
	1. Certified copies of the priority			
•	<u> </u>		ived in Application No	
* 5	 Copies of the certified copies application from the Interface the attached detailed Office action 	national Bureau (PCT Rule 1	7.2(a)).	l Stage
14) 🗌 A	Acknowledgment is made of a claim	for domestic priority under 3	5 U.S.C. § 119(e) (to a provisiona	al application).
) The translation of the foreign la Acknowledgment is made of a claim			
Attachmen	•	· •		
2) Notic	e of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (Imation Disclosure Statement(s) (PTO-1449) F	· · · · · · · · · · · · · · · · · · ·	Interview Summary (PTO-413) Paper No Notice of Informal Patent Application (PTO) Other:	
S. Patent and T	rademark Office			

Application/Control Number: 10/016,772

Art Unit: 2819

Acknowledgement

Receipt is acknowledged of the Amendment filed May 27, 2003.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-11 are rejected under 35 U.S.C. 102(e) as being anticipated by Lien et al. (US 6,211,697 B1).

Regarding claims 1-7, Lien et al. discloses, in figure 11, an ASIC comprising:

a standard cell (HA) including a plurality of logic functions (col. 4, lines 63+); a plurality of input output pins (col. 5, line 47); and at least one FPGA interconnect (see 48-56 in fig. 2) coupled to the plurality of I/O pins and the plurality of logic functions, wherein the at least one FPGA interconnect can be configured to select one of the plurality of logic functions (via lines G/2) utilizing field programming techniques (see IGs 26-34 and 58-100 in fig. 2); and wherein the one logic function is coupled to an internal bus (see 48-56 in fig. 2) via the at least one configured FPGA interconnect.

Regarding claims 8 and 9, utilizing at least one FPGA interconnect to correct wiring error which is a reversed bit order wiring error, when the ASIC is utilized on a printed circuit board, it

Application/Control Number: 10/016,772

Art Unit: 2819

has been held that a recitation with respect to the manner in which a claimed apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claimed structural limitations. Ex parte Masham, 2 USPQ2d 1647 (1987).

Regarding claims 10 and 11, Lien et al. discloses, in figure 9B, an ASIC comprising: a plurality of I/O pins (col. 5, line 47);

a plurality of first logic functions (logic functions in HA 210) provided as part of a standard cell (HA 210-216);

a first FPGA interconnect (FPGA 218) coupled between the plurality of I/O pins and the plurality of first logic function, wherein the first FPGA interconnect can be configured to select at least one of the plurality of first logic functions (300 in Fig. 15 in combination with internal bus of FPGA 218, see fig. 2);

a bus (see 48-56 in Fig. 2; and 300 in Fig. 15) coupled to the plurality of first logic functions;

a second FPGA interconnect (FPGA 222) coupled between the bus and the plurality of first logic functions, wherein the second FPGA interconnect is configured to connect to one of the plurality of first logic functions to the bus (see col. 11, lines 23+); and

a plurality of second logic functions (HA 212) coupled to the bus.

Response to Arguments

Applicant's arguments with respect to claims 1-11 have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2819

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel D. Chang whose telephone number is (703) 306-4549.

The examiner can normally be reached on Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael J. Tokar can be reached on (703) 305-3493. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9318 for regular communications and (703) 872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Daniel D. Chang Primary Examiner Art Unit 2819

DC July 14, 2003

DANIEL CHANG PRIMARY EXAMINER